Soft limiter for oscillator circuits uses emitter-degenerated differential pair by Martínez García, Herminio & García, Encarna
Most oscillator circuits include 
a nonlinear amplitude control 
that sustains oscillations at a desired 
amplitude with minimum output dis-
tortion. One approach uses the out-
put sinusoid’s amplitude to control a 
circuit element’s resistance, such as 
that of a JFET operating in its triode-
characteristics region. Another con-
trol method uses a limiter circuit that 
allows oscillations to grow until their 
amplitude reaches the limiter’s thresh-
old level. When the limiter operates, 
the output’s amplitude remains con-
stant. To minimize nonlinear distor-
tion and output clipping, the limiter 
should exhibit a “soft” characteristic.
Based on a waveform shaper that 
imposes a soft limitation or saturation 
characteristic, the circuit in Figure 
1 comprises a simple RC (resistor-
capacitor)-ladder phase-shift oscilla-
tor and an amplitude-control limiter 
circuit. R1, R2, and R3 have values of 
10 kV each, and C1, C2, and C3 have 
values of 1 nF each. The following 
equation defines output voltage VOUT’s 
frequency, fO. 
The inverting-amplifier block in 
Figure 1 comprises transistors Q1 and 
Q2, a differential pair that presents a 
nonlinear-transfer characteristic, plus 
an IVC (current-to-voltage converter) 
based on operational amplifier IC1. 
For oscillation to occur, the inverting 
amplifier’s gain magnitude must exceed 
29. Selection of appropriate values of 
bias current, IEE; the transistor pair’s 
emitter-degeneration resistances, RE1 
and RE2; and RE3 produces the ampli-
fier’s nonlinear-transfer characteristic, 
VOUT versus VIN (Figure 2).
A small input voltage produces a 
nearly linear-amplifier-transfer charac-
teristic. However, large values of input 
voltage drive Q1 and Q2 into their 
nonlinear region, reducing the ampli-
fier’s gain and introducing a gradual 
bend in the transfer characteristic. A 
current mirror comprising Q3 and Q4 
converts the shaping circuit’s output 
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emitter-degenerated differential pair
Figure 1 A phase-shift RC-oscillator circuit uses an emitter-coupled amplitude 
limiter. 
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A designer who uses a photo-
transistor to convert a modu-
lated optical signal to an electrical 
signal frequently encounters problems 
when high-intensity background light 
saturates the phototransistor. When 
its base terminal floats, a phototran-
sistor’s collector-to-emitter voltage 
depends only on the photocurrent 
generated by the superposition of 
the signal and background light. The 
phototransistor’s gain and its active-
region range depend on R1’s resis-
tance. For higher values of R1, the 
circuit’s gain increases, but the pho-
totransistor saturates more quickly. In 
Figure 1, without background illu-
mination, the transistor operates in 
its linear region at bias point f2, and 
Q1’s collector voltage varies linearly 
designideas
to a single-ended current, which operational amplifier 
IC1 converts to an output voltage. In the prototype cir-
cuit, calibration trimmer RE3 has a value of approximately 
33 kV. Figure 3 shows the oscillator’s output voltage for 
the component values in Figure 1, and Figure 4 shows 
the sinusoidal output’s spectral purity.
The nonlinear amplifier’s wave-shaping action occurs 
independently of frequency, and this circuit offers conve-
nience for use with variable-frequency oscillators. Note 
that IC1’s gain-bandwidth product limits the circuit’s per-
formance. To use the limiter portion of the circuit with a 
noninverting amplifier, such as a Wien-bridge oscillator, 
apply the signal input voltage to Q2’s base, and ground 
Q1’s base.EDN
Feedback circuit enhances 
phototransistor’s linear operation 
JC Ferrer and a Garrigós, University miguel hernández, Elche, spain
Figure 2 The transfer-characteristic output voltage versus 
input voltage for the nonlinear amplifier shows a gradual 
onset of limiting at approximately 100-mV input.

Figure 4 The oscillator’s output spectrum shows only a 
slight amount of third-harmonic output.
Figure 3 For the component values in Figure 1, the oscilla-
tor’s output voltage reaches full amplitude in approximately 
400 msec, or 15 cycles after start-up.
Figure 1 Varying levels of ambient-light flux affect the bias point of a basic 
phototransistor circuit. Higher levels force the bias point closer to saturation 
and compress the desired signal, VOUT.
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around VCE. Its output, 
VOUT, faithfully repro-
duces ampltude fluctua-
tions in the modulated 
optical signal. Applying 
extraneous steady-state 
background illumina-
tion shifts the circuit’s 
operating point to bias 
point f 3, and the output 
voltage compresses and 
distorts.
Unlike photodiodes 
and photovoltaic cells 
that have only two 
leads, a phototransistor’s 
base connection allows a 
feedback circuit to control the device’s 
bias point. Diverting current from the 
base terminal reduces collector cur-
rent. In Figure 2, phototransistor Q1 
detects an optical signal plus back-
ground light that illuminates its base 
region. A lowpass active filter samples 
the collector voltage generated by 
the background light, and a Howland 
current source alters the circuit’s bias 
point by draining current from the 
phototransistor’s reverse-biased col-
lector-base junction.
In general, extraneous background 
illumination fluctuates more slowly 
than the desired signal. For simplicity, 
this design uses a first-order lowpass 
filter, C1 and R2, with a cutoff fre-
quency below the signal frequency to 
sample Q1’s collector voltage. Apply-
ing a reference voltage—VCC, in this 
example—to R3 sets the filter circuit’s 
dc operating point midway between 
the phototransistor’s cutoff and satura-
tion voltages. The lowpass filter’s out-
put drives a Howland current source to 
produce a current proportional to the 
filter’s output. As background illumi-
nation increases, Q1’s collector voltage 
decreases. The current source’s output 
subtracts from Q1’s base current, which 
in turn raises Q1’s collector voltage to 
avoid saturation.
The ratio of R4 to R3 establishes the 
active lowpass filter’s gain according 
to the equation AV511(R4/R3), and 
R5 sets the current source’s transcon-
ductance: GM51/R5. Altering these 
resistors affects the amount of current 
drained from the phototransistor’s 
base and the circuit’s operating point. 
The phototransistor has much lower 
capacitance than the filter, ensuring 
that the circuit in Figure 2 cannot 
oscillate. However, replacing the first-
order lowpass filter with a second-
order lowpass filter requires careful 
selection of the capacitors’ values to 
avoid oscillation.
Illuminating the phototransistor 
with a 100W incandescent light bulb 
provides high-intensity-light back-
ground lighting plus a rapidly chang-
ing signal due to the applied ac-line 
Figure 2 A feedback circuit consisting of a single-pole lowpass active filter and a Howland 
source diverts current from the phototransistor’s base to avoid saturation at excessive back-
ground-light levels.
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Figure 4 A 100W light bulb at a 20-cm distance illuminates 
the collector-emitter voltage of a phototransistor with a feed-
back circuit (a) and with no feedback (b). Saturation of the 
circuit with no feedback prevents signal detection.
Figure 3 A 100W light bulb at a 40-cm distance illumi-
nates a collector-emitter voltage of a phototransistor with 
a feedback circuit (a) and with no feedback (b). Both bias 
points remain in the linear region.
voltage. Figure 3 shows Q1’s collec-
tor-to-emitter voltage with the light 
bulb 40 cm from the phototransistor 
with the feedback circuit active (Fig-
ure 3a) and for the circuit with the 
phototransistor’s base floating (Figure 
3b). The responses appear similar be-
cause the phototransistor doesn’t satu-
rate at the applied light intensity.
Repositioning the light bulb at 20 
cm from the phototransistor increases 
the background-light level and drives 
the phototransistor closer to satura-
tion. When you apply feedback, the 
phototransistor delivers a higher am-
plitude signal, although its bias point 
remains almost unchanged (Figure 
4a). The average dc-voltage level at 
Q1’s collector remains almost the same 
as at the lower light level (Figure 3a). 
However, with no feedback applied, 
the phototransistor’s bias point moves 
close to saturation, and the ac-mod-
ulated light variations are barely de-
tectable (Figure 4b).EDN
Using the circuit in this De-
sign Idea, you can develop and 
implement a lightweight, noiseless, 
inexpensive, three-phase, 60-Hz si-
nusoidal-waveform voltage generator. 
Although targeting use as a circuit for 
testing power controllers, it can serve 
other applications that require three 
sine waves with a 1208 relative phase 
difference. A 22V10 PLD (programma-
ble-logic device) 
at IC1 generates 
three three-phase, 
60-Hz, square-
wave voltages. 
Internal register 
IC1 and Q0, Q1, 
and Q2 bits set the 
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Three-phase sinusoidal-waveform 
generator uses PLD
Eduardo perez-lobato, University of antofagasta, antofagasta, Chile
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Figure 1 An external 748-Hz clock 
source drives this PLD-based, 
three-phase sine-wave generator.
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Figure 2 Switched-capacitor filters remove all but the 
sinusoidal fundamental signal from the PLD’s three-phase 
square-wave outputs.
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Figure 3 The timing diagram shows the relationship 
between the clock and the three-phase outputs.
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Q3 bit to lead the Q4 bit by 1208 and 
set the Q5 bit to lag behind the Q3 bit 
by 2408 (Figure 1). Setting IC1’s clock 
frequency to 748 Hz produces 60-Hz 
outputs at Q3, Q4, and Q5.
IC1’s three square-wave output volt-
ages—Q3, Q4, and Q5—drive IC2, IC3, 
and IC4, three Maxim (www.maxim-
ic.com) MAX294 eighth-order, low-
pass, switched-capacitor filters to pro-
duce three 2V sinusoidal waveforms 
(Figure 2). When you connect IC5, a 
common 555 timer as an astable oscil-
lator, it produces a 6-kHz, TTL-level 
source that clocks all three filters at 
100 times the desired 60-Hz output fre-
quency. A 100-nF dc-blocking capaci-
tor at each filter’s output ensures that 
the three-phase outputs swing from 
12 to 22V with respect to ground. 
Note that each filter inverts its output 
and introduces a 1808 phase shift with 
respect to its input square wave.
Figure 3 depicts the phase relation-
ships among IC1’s outputs and yields 
Boolean equations (Table 1). The 
equations translate into set/reset sig-
nals that produce 64 logic states when 
you apply them to a 6-bit sequencer 
block in IC1. Out-
puts Q5, Q4, and Q3 
represent the three 
most-significant bits, 
and Q2, Q1, and Q0 
represent the three least-significant 
bits. After translation, an emulated 
Basic program (Listing 1), which 
you can download from www.edn.
com/061012di1, produces fuse-pro-
gramming code for IC1’s sequencer 
and logic states. Although only 16 
logic states define the sequencer’s 
functions, its remaining 48 states also 
require definition to avoid anomalous 
operation.EDN
Figure 4 A garden-variety 555 timer IC provides a 6-kHz 
clock for the switched-capacitor filters.
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TABLE 1 BooLEAn EquATions
sEt_Q0=Q0 rEsEt_Q0=Q0
sEt_Q1=Q13Q0 rEsEt_Q1=Q23Q13Q0+Q23Q13Q0
sEt_Q2=Q23Q13Q0 rEsEt_Q2=Q23Q13Q0
sEt_Q3=Q33Q23Q13Q0 rEsEt_Q3=Q33Q23Q13Q0
sEt_Q4=Q43Q23Q13Q0 rEsEt_Q4=Q43Q23Q13Q0
sEt_Q5=Q53Q23Q13Q0 rEsEt_Q5=Q53Q23Q13Q0
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